aboutsummaryrefslogtreecommitdiff
path: root/src/splib.c
blob: 186912373e8a290c5d286a223e263bea1cf5836b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
/*
   Kitsune's Curse
   Copyright (C) 2020-2023 Juan J. Martinez <jjm@usebox.net>

   This program is free software: you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation, either version 3 of the License, or
   (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <https://www.gnu.org/licenses/>.
 */
#include <stdlib.h>
#include <string.h>

#include "splib.h"
#include "font.h"

//#define SPRITE_DEBUG
//#define FENCE_DEBUG

struct st_tile tiles[TMW * TMH];
struct st_tile *dirty;
uint8_t *mini_buffer;

// faster
struct st_tile *tile_p;

#ifdef FENCE_DEBUG
// (sprite th * 2 + 2) * msx sprites
#define MAX_MINI_BUFFER (3 * 2 + 2) * 10
uint8_t mini_buffer_cnt;
#endif

void pad_numbers(uint8_t *s, uint8_t limit, uint16_t number)
{
    s += limit;
    *s = 0;

    do
    {
        limit--;
        *--s = (number % 10) + '0';
        number /= 10;
    } while (limit);
}

#pragma save
#pragma disable_warning 85
void set_hw_border(uint8_t c) __z88dk_fastcall
{
    // *INDENT-OFF*
    __asm;
	ld bc, #0x7f10
	out (c), c
	ld c, l
	out (c), c
    __endasm;
    // *INDENT-ON*
}
#pragma restore

#pragma save
#pragma disable_warning 85
void set_hw_ink(uint8_t ink, uint8_t c)
{
    // *INDENT-OFF*
    __asm;
	ld hl, #2
	add hl, sp
	ld a, (hl)
	inc hl
	ld e, (hl)
	ld bc, #0x7f00
	out (c), a
	ld a, #0x40
	or e
	out (c), a
    __endasm;
    // *INDENT-ON*
}
#pragma restore

void wait_vsync()
{
    // *INDENT-OFF*
    __asm;
	ld b, #0xf5
keep_waiting:
	in a, (c)
	rra
	jr nc, keep_waiting
    __endasm;
    // *INDENT-ON*
}

void clear_screen()
{
    memset((uint8_t*)0xc000, 0, 16383);
}

// this is quite slow, use it only where speed is not an issue
uint16_t screen_addr(uint16_t x, uint16_t y)
{
    // up to 160 x 200
    return (0xc000 + x + ((y / 8) * 80) + ((y % 8) * 2048));
}

void init_tiles()
{
    uint8_t i, j;

    memset(tiles, 0, sizeof(struct st_tile) * TMW * TMH);

    for (j = 0; j < TMH; ++j)
        for (i = 0; i < TMW; ++i)
            tiles[i + j * TMW].saddr = screen_addr((uint16_t)i * TW / 2, 32 + (uint16_t)j * TH);

    dirty = NULL;
    mini_buffer = (uint8_t *)BUFF_ADDR;

#ifdef FENCE_DEBUG
    mini_buffer_cnt = 0;
#endif
}

void update_screen()
{
    // tiles are expected to be 8x8 pixels
    // *INDENT-OFF*
    __asm;
	call _wait_int6

	ld hl, (_dirty)

update_loop:
	ld a, h
	or l
	jr z, update_done

	; baddr in de; and reset it
	xor a
	ld e, (hl)
	ld (hl), a
	inc hl
	ld d, (hl)
	ld (hl), a
	inc hl

	; clean dirty flag
	res 7, d
	ld a, d
	or e
	jr nz, linked_buffer

	; not linked, use the original tile
	; hl has *t
	ld e, (hl)
	inc hl
	ld d, (hl)
	dec hl

linked_buffer:
	; skip *t
	inc hl
	inc hl

	; saddr in a, c
	ld c, (hl)
	inc hl
	ld a, (hl)
	inc hl

	; pointing to next
	push hl

	; baddr in hl
	ex de, hl
	; saddr to de
	ld e, c
	ld d, a

	ld a, #8
put_tile0:
	ldi
	ldi
	ldi
	ldi

	dec a
	jp z, put_tile2

	; inc destination
	ex de, hl
	ld bc, #0x07fc
	add hl, bc
	jp nc, put_tile1
	ld bc, #0xc048
	add hl, bc
put_tile1:
	ex de, hl
	jr put_tile0

put_tile2:
	; next dirty tile
	pop hl
	ld a, (hl)
	inc hl
	ld h, (hl)
	ld l, a

	jp update_loop

update_done:

	; a is 0
	ld (_dirty), a
	ld (_dirty + #1), a

#ifdef FENCE_DEBUG
        ld (_mini_buffer_cnt), a
#endif

	; reset mini buffers (begin buffer at 0x0100)
	ld (_mini_buffer), a
	inc a
	ld (_mini_buffer + #1), a
    __endasm;
    // *INDENT-ON*
}

void validate_screen()
{
    for (; dirty; dirty = dirty->n)
        dirty->baddr = 0;

    // dirty is NULL
    mini_buffer = (uint8_t *)BUFF_ADDR;
}

void invalidate_screen()
{
    uint16_t i;

    dirty = NULL;
    mini_buffer = (uint8_t *)BUFF_ADDR;

    for (i = TMW * TMH; i; i--)
    {
        tiles[i - 1].baddr &= ADDR_BITS;
        invalidate_tile(&tiles[i - 1]);
    }
}

void invalidate_tile(struct st_tile *st) __z88dk_fastcall
{
    /*
    if (st->baddr & DIRTY_BIT)
    	return;

    st->baddr |= DIRTY_BIT;
    st->n = dirty;
    dirty = st;
    */
    // *INDENT-OFF*
    __asm;
	ld e, l
	ld d, h

	; test for dirty bit
	inc hl
	ld a, (hl)
	bit #7, a
	ret nz

	; set dirty bit
	set #7, a
	ld (hl), a

	; set *n to dirty
	ld a, #5
	add a, l
	ld l, a
	adc a, h
	sub l
	ld h, a

	ld a, (#_dirty)
	ld (hl), a
	inc hl
	ld a, (#_dirty + #1)
	ld (hl), a

	; set dirty to *st
	ld (_dirty), de
    __endasm;
    // *INDENT-ON*
}

struct st_tile *get_tile_xy(uint8_t x, uint8_t y)
{
    // x and y in tilemap coordinates

#ifdef FENCE_DEBUG
    if (x > TMW || y > TMH)
        set_hw_border(0x4b);
#endif

    return &tiles[x + (uint16_t)y * TMW];
}

#pragma save
#pragma disable_warning 59
uint8_t is_invalid_tile(struct st_tile *st) __z88dk_fastcall
{
    // *INDENT-OFF*
    __asm;
	inc hl
	ld a, (hl)
	and #128
	ld l, a
    __endasm;
    // *INDENT-ON*
}
#pragma restore

#pragma save
#pragma disable_warning 59
uint8_t is_invalid_tile2(struct st_tile *st) __z88dk_fastcall
{
    // *INDENT-OFF*
    __asm;
	inc hl
	ld a, (hl)
	and #128
	jr nz, is_invalid
	ld bc, #(TMW * 8)
	add hl, bc
	ld a, (hl)
	and #128
is_invalid:
	ld l, a
    __endasm;
    // *INDENT-ON*
}
#pragma restore

void erase_tile(struct st_tile *st) __z88dk_fastcall
{
    // *INDENT-OFF*
    __asm;
	; if it has a linked buffer, it was erased already
	; testing MSB only
	inc hl
	ld a, (hl)
	or a
	ret nz

	dec hl

	; and if there is no linked buffer, it is not invalidated

	; set dirty bit (if not set already)
	jp _invalidate_tile
    __endasm;
    // *INDENT-ON*
}

void link_buffer(struct st_tile *st) __z88dk_fastcall
{
    // *INDENT-OFF*
    __asm;
	; check is not linked already
	; testing MSB only
	inc hl
	ld a, (hl)
	and #127
	ret nz

	dec hl

#ifdef FENCE_DEBUG
        ld a, (_mini_buffer_cnt)
        inc a
        ld (_mini_buffer_cnt), a

        cp #MAX_MINI_BUFFER
        jp c, mini_buffers_ok

	ld hl, #0x58
	jp _set_hw_border

mini_buffers_ok:
#endif

	; save *st
	push hl

	; allocate a new buffer
	ex de, hl
	ld hl, (_mini_buffer)
	ld c, l
	ld b, h
	ex de, hl

	; new buffer to baddr, preserve dirty bit
	ld (hl), c
	inc hl
	ld a, (hl)
	and #128
	or b
	ld (hl), a
	dec hl

	; move mini buffer pointer
	ex de, hl
	ld hl, #(TW * TH / 2)
	add hl, bc
	ld (_mini_buffer), hl
	ex de, hl

	; baddr to de
	ld e, c
	ld d, b

	; *t to hl
	inc hl
	inc hl
	ld a, (hl)
	inc hl
	ld h, (hl)
	ld l, a

#ifdef SPRITE_DEBUG
	ld hl, #_bgtiles + 14 * 32
#endif

	ldi
	ldi
	ldi
	ldi

	ldi
	ldi
	ldi
	ldi

	ldi
	ldi
	ldi
	ldi

	ldi
	ldi
	ldi
	ldi

	ldi
	ldi
	ldi
	ldi

	ldi
	ldi
	ldi
	ldi

	ldi
	ldi
	ldi
	ldi

	ldi
	ldi
	ldi
	ldi

	; *st
	pop hl
	jp _invalidate_tile
    __endasm;
    // *INDENT-ON*
}

void put_tile(const uint8_t *t, struct st_tile *st)
{
    st->t = t;
    invalidate_tile(st);
}

#pragma save
#pragma disable_warning 85
void erase_sprite(uint8_t x, uint8_t y, uint8_t th)
{
    // for 8 pixels wide sprites, th in tiles
    // *INDENT-OFF*
    __asm;
	ld hl, #2
	add hl, sp
	ld c, (hl) ; x
	inc hl
	ld e, (hl) ; y
	inc hl
	ld b, (hl) ; th

	ld a, e

	; out of bounds check
	cp #(TMH * TH - 8)
	jr nc, no_inc_th

	and #0x07
	jr z, no_inc_th
	inc b

no_inc_th:
	ld l, c ; x
	srl l
	srl l
	srl l

	ld a, e ; y
	srl a
	srl a
	srl a
	add a, b ; add th
	ld h, a

	push bc
	push hl
	call _get_tile_xy
	pop af
	pop bc
	; hl has the tile addr

	.db 0xdd
	ld l, b

	ld a, c
	and #0x07
	jr z, erase_tile_loop_no_extra_x

erase_tile_loop:
	xor a
	ld de, #(TMW * 8)
	sbc hl, de
	; dec tile ptr 1 row as th decrements

	push hl
	call _erase_tile
	pop hl

	push hl
	ld de, #8
	add hl, de
	; tile ptr + 1
	call _erase_tile
	pop hl

	.db 0xdd
	dec l
	jr nz, erase_tile_loop
	ret

erase_tile_loop_no_extra_x:
	xor a
	ld de, #(TMW * 8)
	sbc hl, de
	; dec tile ptr 1 row as th decrements

	push hl
	call _erase_tile
	pop hl

	.db 0xdd
	dec l
	jr nz, erase_tile_loop_no_extra_x

    __endasm;
    // *INDENT-ON*
}
#pragma restore

const uint8_t inv_table[] = {
    0, 2, 1, 3, 8, 10, 9, 11, 4, 6, 5, 7, 12, 14, 13, 15, 32, 34, 33, 35, 40,
    42, 41, 43, 36, 38, 37, 39, 44, 46, 45, 47, 16, 18, 17, 19, 24, 26, 25, 27,
    20, 22, 21, 23, 28, 30, 29, 31, 48, 50, 49, 51, 56, 58, 57, 59, 52, 54, 53,
    55, 60, 62, 61, 63, 128, 130, 129, 131, 136, 138, 137, 139, 132, 134, 133,
    135, 140, 142, 141, 143, 160, 162, 161, 163, 168, 170, 169, 171, 164, 166,
    165, 167, 172, 174, 173, 175, 144, 146, 145, 147, 152, 154, 153, 155, 148,
    150, 149, 151, 156, 158, 157, 159, 176, 178, 177, 179, 184, 186, 185, 187,
    180, 182, 181, 183, 188, 190, 189, 191, 64, 66, 65, 67, 72, 74, 73, 75, 68,
    70, 69, 71, 76, 78, 77, 79, 96, 98, 97, 99, 104, 106, 105, 107, 100, 102,
    101, 103, 108, 110, 109, 111, 80, 82, 81, 83, 88, 90, 89, 91, 84, 86, 85,
    87, 92, 94, 93, 95, 112, 114, 113, 115, 120, 122, 121, 123, 116, 118, 117,
    119, 124, 126, 125, 127, 192, 194, 193, 195, 200, 202, 201, 203, 196, 198,
    197, 199, 204, 206, 205, 207, 224, 226, 225, 227, 232, 234, 233, 235, 228,
    230, 229, 231, 236, 238, 237, 239, 208, 210, 209, 211, 216, 218, 217, 219,
    212, 214, 213, 215, 220, 222, 221, 223, 240, 242, 241, 243, 248, 250, 249,
    251, 244, 246, 245, 247, 252, 254, 253, 255
};

#pragma save
#pragma disable_warning 85
void put_sprite_rc_nm(uint8_t *d, uint8_t dox, uint8_t doy, uint8_t w, uint8_t h, const uint8_t *s, uint8_t sox, uint8_t soy)
{
    // x offset must be even

    /*
    uint8_t i, j;

    d += dox + doy * TW / 2;
    s += sox + soy * TW / 2;

    for (j = 0; j < h; j++)
    {
    	for (i = 0; i < w; i++)
    		*d++ = *s++;

    	s += (TW / 2) - w;
    	d += (TW / 2) - w;
    }

    */
    // *INDENT-OFF*
    __asm;

	ld hl, #2
	add hl, sp
	ld e, (hl)
	inc hl
	ld d, (hl)
	inc hl
	; de has *d

	ld b, #0
	ld c, (hl)
	; bc has dox
	inc hl
	ld a, (hl)
	sla a
	sla a
	ex de, hl
	; add dox
	add hl, bc
	ld c, a
	; bc has doy * TW / 2
	add hl, bc
	ex de, hl

	; d* is ready
	push de

	inc hl
	inc hl
	inc hl
	ld e, (hl)
	inc hl
	ld d, (hl)
	inc hl
	; de has *s

	; b is 0
	ld c, (hl)
	; bc has sox
	inc hl
	ld a, (hl)
	sla a
	sla a
	; a has soy * TW / 2
	ex de, hl
	; add sox
	add hl, bc
	ld c, a
	; add soy * TW / 2
	add hl, bc
	ex de, hl

	ld hl, #(6 + 2)
	add hl, sp
	ld c, (hl)
	inc hl
	; c is w

	; the reminder
	ld a, #4
	sub c
	ld (no_inv_sub_w_nm + 1), a

	; and build jump addr
	sla a
	ld (no_inv_inner_w_nm + 1), a


	ld a, (hl)
	; h

	; hl has *s
	ex de, hl

	; *d
	pop de

	ld b, #0
no_inv_height_nm:

no_inv_inner_w_nm:
	jr no_inv_inner_w_nm

	ldi
	ldi
	ldi
	ldi

	; b is 0

	; inc *d
no_inv_sub_w_nm:
	ld c, #0

	ex de, hl
	add hl, bc
	ex de, hl

	; inc *s
	add hl, bc

	dec a
	jr nz, no_inv_height_nm

    __endasm;
    // *INDENT-ON*
}
#pragma restore

#pragma save
#pragma disable_warning 85
void put_sprite_rc(uint8_t *d, uint8_t dox, uint8_t doy, uint8_t w, uint8_t h, const uint8_t *s, uint8_t sox, uint8_t soy, uint8_t inv)
{
    /*
    uint8_t i, j;

    d += dox + doy * TW / 2;

    if (inv)
    	s += TW - 2 * (1 + sox) + soy * TW;
    else
    	s += 2 * sox + soy * TW;

    if (inv)
    {
    	for (j = 0; j < h; j++)
    	{
    		for (i = 0; i < w; i++)
    		{
    			*d &= inv_table[*s++];
    			*d++ |= inv_table[*s];
    			s -= 3;
    		}
    		s += (TW / 2 + w) * 2;
    		d += TW / 2 - w;
    	}
    }
    else
    {
    	for (j = 0; j < h; j++)
    	{
    		for (i = 0; i < w; i++)
    		{
    			*d &= *s++;
    			*d++ |= *s++;
    		}
    		s += (TW / 2 - w) * 2;
    		d += TW / 2 - w;
    	}
    }
    */
    // *INDENT-OFF*
    __asm;

	ld hl, #2
	add hl, sp
	ld e, (hl)
	inc hl
	ld d, (hl)
	inc hl
	; de has *d

	ld b, #0
	ld c, (hl)
	; bc has dox
	inc hl
	ld a, (hl)
	sla a
	sla a
	ex de, hl
	add hl, bc
	ld c, a
	; bc has doy * TW / 2
	add hl, bc
	ex de, hl

	; d* is ready
	push de

	inc hl
	inc hl
	inc hl
	ld e, (hl)
	inc hl
	ld d, (hl)
	inc hl
	; de has *s

	; b is 0
	inc hl
	ld c, (hl)
	sla c
	sla c
	sla c
	; bc has soy
	ex de, hl
	add hl, bc
	ex de, hl

	; common *s part is ready
	inc hl
	ld a, (hl)
	or a
	jr z, setup_no_inv

	; blit inv

	ld hl, #(10 + 2)
	add hl, sp

	; b is 0
	ld c, (hl)
	inc c
	sla c
	xor a
	sub a, c
	ld c, a
	ld a, #0
	sbc b
	ld b, a
	; bc has - 2 - 2 x sox
	ex de, hl
	add hl, bc
	ld bc, #8
	; add TW
	add hl, bc
	ex de, hl

	; de has *s ready for inv

	ld hl, #(6 + 2)
	add hl, sp

	ld a, (hl)
	; w

	; set this in the code
	ld (inv_inner_w + 1), a

	ld b, a
	ld a, #4
	sub b
	ld (inv_sub_w + 1), a

	ld a, #4
	add b
	sla a
	ld (inv_add_w + 1), a

	inc hl

	ld a, (hl)

	; *d
	pop hl
	ex de, hl

	push ix
	.db 0xdd
	ld h, a
	; h

inv_height:

	.db 0xdd
inv_inner_w:
	ld l, #0

inv_width:

	; add 8-bit number to a 16-bit reg
	;
	; add a, l
	; ld l, a
	; adc a, h
	; sub l
	; ld h, a

	; first flip bg
	ld a, (de)

	ld bc, #_inv_table
	add a, c
	ld c, a
	adc a, b
	sub c
	ld b, a

	ld a, (bc)

	; and mask; or sprite
	and (hl)
	inc hl
	or (hl)

	; flip again

	ld bc, #_inv_table
	add a, c
	ld c, a
	adc a, b
	sub c
	ld b, a

	ld a, (bc)

	ld (de), a
	inc de

	dec hl
	dec hl
	dec hl

	.db 0xdd
	dec l
	jr nz, inv_width

	; inc *s
inv_add_w:
	ld a, #0
	add a, l
	ld l, a
	adc a, h
	sub l
	ld h, a

	; inc *d
inv_sub_w:
	ld a, #0
	add a, e
	ld e, a
	adc a, d
	sub e
	ld d, a

	.db 0xdd
	dec h
	jr nz, inv_height

	pop ix

	ret

setup_no_inv:

	ld hl, #(10 + 2)
	add hl, sp

	; b is 0
	ld c, (hl)
	sla c
	ex de, hl
	add hl, bc
	; add 2 x sox to *s
	ex de, hl

	ld hl, #(6 + 2)
	add hl, sp
	ld a, (hl)
	inc hl
	; w
	ld (no_inv_inner_w + 1), a

	ld b, a
	ld a, #4
	sub b
	ld (no_inv_sub_w + 1), a
	sla a
	ld (no_inv_sub_w2 + 1), a

	ld c, (hl)
	; h

	; hl has *s
	ex de, hl

	; *d
	pop de

no_inv_height:

no_inv_inner_w:
	ld b, #0

no_inv_width:

	; and mask; or sprite
	ld a, (de)
	and (hl)
	inc hl
	or (hl)
	inc hl
	ld (de), a
	inc de

	djnz no_inv_width

	; inc *d
no_inv_sub_w:
	ld a, #0
	add a, e
	ld e, a
	adc a, d
	sub e
	ld d, a

	; inc *s (x2)
no_inv_sub_w2:
	ld a, #0
	add a, l
	ld l, a
	adc a, h
	sub l
	ld h, a

	dec c
	jr nz, no_inv_height

    __endasm;
    // *INDENT-ON*
}
#pragma restore

void put_sprite4(const uint8_t *s, uint8_t x, uint8_t y, uint8_t th, uint8_t inv)
{
    /*
    uint8_t xoffs, yoffs;

    xoffs = (x % TW) / 2;
    yoffs = y % TH;

    tile_p = get_tile_xy(x >> 3, (y >> 3));

    // top
    link_buffer(tile_p);
    put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), xoffs, yoffs, TW / 2 - xoffs, TH - yoffs, s, 0, 0, inv);
    if (xoffs)
    {
    	tile_p++;
    	link_buffer(tile_p);
    	put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), 0, yoffs, xoffs, TH - yoffs, s, TW / 2 - xoffs, 0, inv);
    }

    if (th > 1)
    {
    	// center 1
    	tile_p = get_tile_xy(x >> 3, (y >> 3) + 1);

    	link_buffer(tile_p);
    	put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), xoffs, 0, TW / 2 - xoffs, TH, s, 0, TH - yoffs, inv);
    	if (xoffs)
    	{
    		tile_p++;
    		link_buffer(tile_p);
    		put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), 0, 0, xoffs, TH, s, TW / 2 - xoffs, TH - yoffs, inv);
    	}

    	if (th > 2)
    	{
    		// center 2
    		tile_p = get_tile_xy(x >> 3, (y >> 3) + 2);

    		link_buffer(tile_p);
    		put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), xoffs, 0, TW / 2 - xoffs, TH, s, 0, 2 * TH - yoffs, inv);
    		if (xoffs)
    		{
    			tile_p++;
    			link_buffer(tile_p);
    			put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), 0, 0, xoffs, TH, s, TW / 2 - xoffs, 2 * TH - yoffs, inv);
    		}

    		// reminder
    		if (yoffs) {
    			tile_p = get_tile_xy(x >> 3, (y >> 3) + 3);

    			link_buffer(tile_p);
    			put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), xoffs, 0, TW / 2 - xoffs, yoffs, s, 0, 3 * TH - yoffs, inv);
    			if (xoffs)
    			{
    				tile_p++;
    				link_buffer(tile_p);
    				put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), 0, 0, xoffs, yoffs, s, TW / 2 - xoffs, 3 * TH - yoffs, inv);
    			}
    		}
    	}
    	else
    	{
    		// reminder
    		if (yoffs) {
    			tile_p = get_tile_xy(x >> 3, (y >> 3) + 2);

    			link_buffer(tile_p);
    			put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), xoffs, 0, TW / 2 - xoffs, yoffs, s, 0, 2 * TH - yoffs, inv);
    			if (xoffs)
    			{
    				tile_p++;
    				link_buffer(tile_p);
    				put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), 0, 0, xoffs, yoffs, s, TW / 2 - xoffs, 2 * TH - yoffs, inv);
    			}
    		}
    	}
    }
    else
    {
    	// reminder
    	if (yoffs) {
    		tile_p = get_tile_xy(x >> 3, (y >> 3) + 1);

    		link_buffer(tile_p);
    		put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), xoffs, 0, TW / 2 - xoffs, yoffs, s, 0, TH - yoffs, inv);
    		if (xoffs)
    		{
    			tile_p++;
    			link_buffer(tile_p);
    			put_sprite_rc((uint8_t *)(tile_p->baddr & ADDR_BITS), 0, 0, xoffs, yoffs, s, TW / 2 - xoffs, TH - yoffs, inv);
    		}
    	}
    }
    */

    // *INDENT-OFF*
    __asm;

	; for xoffs and yoffs
	push af

	ld ix, #0
	add ix, sp

	ld a, 2 + 4 (ix)
	and #7
	srl a
	ld 0 (ix), a
	; (x mod 8) / 2 -> xoffs

	ld a, 3 + 4 (ix)
	and #7
	ld 1 (ix), a
	; (y mod 8) -> yoffs

	ld e, 2 + 4 (ix)
	srl e
	srl e
	srl e
	ld d, 3 + 4 (ix)
	srl d
	srl d
	srl d
	push de
	; x >> 3, y >> 3
	call _get_tile_xy
	pop af

	; *tile
	push hl
	; fastcall, does not use ix
	call _link_buffer
	pop hl
	push hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	ld b, 5 + 4 (ix)
	; inv
	ld c, #0
	push bc
	; soy
	ld b, #0
	push bc
	inc sp
	; soy
	ld c, 0 + 4 (ix)
	ld b, 1 + 4 (ix)
	push bc
	; *s
	; xoffs & yoffs are on the stack
	ld a, #4
	sub 0 (ix)
	ld c, a
	ld a, #8
	sub 1 (ix)
	ld b, a
	push bc
	; TH / 2 - xoffs, TH - yoffs
	ld c, 0 (ix)
	ld b, 1 (ix)
	push bc
	; xoffs, yoffs
	push de
	; baddr
	call _put_sprite_rc

	ld iy, #0
	add iy, sp

	ld a, 0 (ix)
	or a
	jr z, put_sprite4_xaligned0

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #8
	add hl, bc
	; *tile + 1

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters that changed
	xor a
	ld 2 (iy), a
	; 0

	ld c, 4 (iy)
	; TW / 2 - xoffs

	ld a, 0 (ix)
	ld 4 (iy), a
	; xoffs

	ld 8 (iy), c
	; TW / 2 - xoffs

	call _put_sprite_rc

put_sprite4_xaligned0:

	ld a, 4 + 4 (ix)
	cp #1
	jp z, put_sprite4_reminder_th1

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * 20)
	add hl, bc
	; *tile + TMW

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters
	ld a, 0 (ix)
	ld 2 (iy), a
	; xoffs

	xor a
	ld 3 (iy), a
	ld 8 (iy), a
	; 0

	ld a, #4
	sub 0 (ix)
	ld 4 (iy), a
	; TW / 2 - xoffs

	ld a, #8
	ld 5 (iy), a
	; TH

	; a is 8
	sub 1 (ix)
	ld 9 (iy), a
	; TH  - yoffs

	call _put_sprite_rc

	ld a, 0 (ix)
	or a
	jr z, put_sprite4_xaligned1

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * (20 + 1))
	add hl, bc
	; *tile + TMW + 1

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters that changed
	xor a
	ld 2 (iy), a
	; 0

	ld c, 4 (iy)
	; TW / 2 - xoffs

	ld a, 0 (ix)
	ld 4 (iy), a
	; xoffs

	ld 8 (iy), c
	; TW / 2 - xoffs

	call _put_sprite_rc

put_sprite4_xaligned1:

	ld a, 4 + 4 (ix)
	cp #2
	jp z, put_sprite4_reminder_th2

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * 20 * 2)
	add hl, bc
	; *tile + TMW * 2

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters
	ld a, 0 (ix)
	ld 2 (iy), a
	; xoffs

	xor a
	ld 3 (iy), a
	ld 8 (iy), a
	; 0

	ld a, #4
	sub 0 (ix)
	ld 4 (iy), a
	; TW / 2 - xoffs

	ld a, #8
	ld 5 (iy), a
	; TH

	sla a
	; TH * 2
	sub 1 (ix)
	ld 9 (iy), a
	; 2 * TH  - yoffs

	call _put_sprite_rc

	ld a, 0 (ix)
	or a
	jr z, put_sprite4_reminder

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * (20 * 2 + 1))
	add hl, bc
	; *tile + 2 * TMW + 1

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters that changed
	xor a
	ld 2 (iy), a
	; 0

	ld c, 4 (iy)
	; TW / 2 - xoffs

	ld a, 0 (ix)
	ld 4 (iy), a
	; xoffs

	ld 8 (iy), c
	; TW / 2 - xoffs

	call _put_sprite_rc

put_sprite4_reminder:
	ld a, 1 (ix)
	or a
	; yoffs
	jp z, put_sprite4_done

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * 20 * 3)
	add hl, bc
	; *tile + TMW * 3

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters
	ld a, 0 (ix)
	ld 2 (iy), a
	; xoffs

	xor a
	ld 3 (iy), a
	ld 8 (iy), a
	; 0

	ld a, #4
	sub 0 (ix)
	ld 4 (iy), a
	; TW / 2 - xoffs

	ld a, 1 (ix)
	ld 5 (iy), a
	; yoffs

	ld a, #(8 * 3)
	sub 1 (ix)
	ld 9 (iy), a
	; 3 * TH  - yoffs

	call _put_sprite_rc

	ld a, 0 (ix)
	or a
	jp z, put_sprite4_done

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * (20 * 3 + 1))
	add hl, bc
	; *tile + 3 * TMW + 1

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters that changed
	xor a
	ld 2 (iy), a
	; 0

	ld c, 4 (iy)
	; TW / 2 - xoffs

	ld a, 0 (ix)
	ld 4 (iy), a
	; xoffs

	ld 8 (iy), c
	; TW / 2 - xoffs

	ld a, #(8 * 3)
	sub 1 (ix)
	ld 9 (iy), a
	; 3 * TH  - yoffs

	call _put_sprite_rc

	jr put_sprite4_done

put_sprite4_reminder_th2:

	ld a, 1 (ix)
	or a
	; yoffs
	jr z, put_sprite4_done

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * 20 * 2)
	add hl, bc
	; *tile + TMW * 2

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters
	ld a, 0 (ix)
	ld 2 (iy), a
	; xoffs

	xor a
	ld 3 (iy), a
	ld 8 (iy), a
	; 0

	ld a, #4
	sub 0 (ix)
	ld 4 (iy), a
	; TW / 2 - xoffs

	ld a, 1 (ix)
	ld 5 (iy), a
	; yoffs

	ld a, #(8 * 2)
	sub 1 (ix)
	ld 9 (iy), a
	; 2 * TH  - yoffs

	call _put_sprite_rc

	ld a, 0 (ix)
	or a
	jr z, put_sprite4_done

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * (20 * 2 + 1))
	add hl, bc
	; *tile + 2 * TMW + 1

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters that changed
	xor a
	ld 2 (iy), a
	; 0

	ld c, 4 (iy)
	; TW / 2 - xoffs

	ld a, 0 (ix)
	ld 4 (iy), a
	; xoffs

	ld 8 (iy), c
	; TW / 2 - xoffs

	ld a, #(8 * 2)
	sub 1 (ix)
	ld 9 (iy), a
	; 2 * TH  - yoffs

	call _put_sprite_rc

	put_sprite4_done:
	ld hl, #15
	add hl, sp
	ld sp, hl

	ret

put_sprite4_reminder_th1:

	ld a, 1 (ix)
	or a
	; yoffs
	jr z, put_sprite4_done

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * 20 * 1)
	add hl, bc
	; *tile + TMW * 1

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters
	ld a, 0 (ix)
	ld 2 (iy), a
	; xoffs

	xor a
	ld 3 (iy), a
	ld 8 (iy), a
	; 0

	ld a, #4
	sub 0 (ix)
	ld 4 (iy), a
	; TW / 2 - xoffs

	ld a, 1 (ix)
	ld 5 (iy), a
	; yoffs

	ld a, #8
	sub 1 (ix)
	ld 9 (iy), a
	; TH  - yoffs

	call _put_sprite_rc

	ld a, 0 (ix)
	or a
	jr z, put_sprite4_done

	; *tile
	ld l, 11 (iy)
	ld h, 12 (iy)

	ld bc, #(8 * (20 * 1 + 1))
	add hl, bc
	; *tile + 1 * TMW + 1

	push hl
	; fastcall, does not use ix or iy
	call _link_buffer
	pop hl

	ld e, (hl)
	inc hl
	ld d, (hl)
	res #7, d
	; de has baddr & ADDR_BITS

	pop af
	push de
	; save parameter

	; update parameters that changed
	xor a
	ld 2 (iy), a
	; 0

	ld c, 4 (iy)
	; TW / 2 - xoffs

	ld a, 0 (ix)
	ld 4 (iy), a
	; xoffs

	ld 8 (iy), c
	; TW / 2 - xoffs

	ld a, #8
	sub 1 (ix)
	ld 9 (iy), a
	; TH  - yoffs

	call _put_sprite_rc

	jp put_sprite4_done

    __endasm;
    // *INDENT-ON*
}

uint8_t tink, fink, bink;
uint8_t tfont[16];

void _set_text_ink(uint8_t c, uint8_t *t)
{
    *t = ((c & 1) << 7) | ((c & 1) << 6) | ((c & 4) << 3) | ((c & 4) << 2)
         | ((c & 2) << 2) | ((c & 2) << 1) | ((c & 8) >> 2) | ((c & 8) >> 3);
}

void set_text_ink(uint8_t c, uint8_t c2, uint8_t c3)
{
    _set_text_ink(c, &tink);
    _set_text_ink(c2, &fink);
    _set_text_ink(c3, &bink);
}

#include <string.h>
void cpc_PutSp(char *sprite, char height, char width, int address);

void tint_text()
{
    // *INDENT-OFF*
    __asm;
	ld de, #_tfont

	ld hl, #_tink
	ld c, (hl)

	ld hl, #_fink
	ld a, (hl)

	ld hl, #_bink
	ld h, (hl)
        ld l, a

	ld b, #6
tint_loop1:
	ld a, (de)
	and c
	ld (de), a
	inc de

	djnz tint_loop1

	ld b, #6
tint_loop2:
	ld a, (de)
	and l
	ld (de), a
	inc de

	djnz tint_loop2

	ld b, #4
tint_loop3:
	ld a, (de)
	and h
	ld (de), a
	inc de

	djnz tint_loop3

    __endasm;
    // *INDENT-ON*
}

#pragma save
#pragma disable_warning 85
void put_text(const char *s, uint8_t x, uint8_t y)
{
    /*
       while(*s)
       {
    	   memcpy(tfont, spfont[*s - 31], 16);
    	   tint_text();
    	   cpc_PutSp(tfont, 8, 2, screen_addr(x, y));
    	   x += 2;
    	   s++;
       }
       */

    // *INDENT-OFF*
    __asm;
	ld hl, #2
	add hl, sp

	ld e, (hl)
	inc hl
	ld d, (hl) ; s
	inc hl
	ld b, (hl) ; x
	inc hl
	ld c, (hl) ; y

put_text_loop:
	push de
	push bc

	ld hl, #16
	push hl

	ld a, (de)
	sub #31
	ld l, a ; h is 0
	add hl, hl
	add hl, hl
	add hl, hl
	add hl, hl
	ld bc, #_spfont
	add hl, bc
	push hl

	ld hl, #_tfont
	push hl

	call _memcpy
	pop af
	pop af
	pop af

	call _tint_text

	pop hl
	push hl

	ld a, h
	ld h, #0
	push hl
	ld l, a
	push hl

	call _screen_addr
	pop af
	pop af

	push hl

	ld hl, #0x0208
	push hl

	ld hl, #_tfont
	push hl

	call _cpc_PutSp
	pop af
	pop af
	pop af

	pop bc
	pop de

	inc b
	inc b

	inc de
	ld a, (de)
	or #0
	jr nz, put_text_loop

    __endasm;
    // *INDENT-ON*
}
#pragma restore

#pragma save
#pragma disable_warning 85
void fill_screen(const uint8_t *t) __z88dk_fastcall
{
    // *INDENT-OFF*
    __asm;
    ex de, hl

    ld hl, #_tiles
    ld bc, #(TMW * TMH)

fill_screen_loop:
    inc hl
    inc hl

    ld (hl), e
    inc hl
    ld (hl), d
    inc hl

    inc hl
    inc hl
    inc hl
    inc hl

    dec bc
    ld a, c
    or b
    jr nz, fill_screen_loop

    jp _invalidate_screen
    __endasm;
    // *INDENT-ON*
}
#pragma restore

uint8_t abs_sub(uint8_t a, uint8_t b)
{
    /*
    if (a > b)
        return (a - b);
    else
        return (b - a);
    */
        // *INDENT-OFF*
        __asm;
        ld hl, #2
        add hl, sp
        ld b, (hl)
        inc hl
        ld c, (hl)
        ld a, b
        sub c
        jr c, b_minus_a
        ld l, a
        ret
b_minus_a:
        ld a, c
        sub b
        ld l, a
        __endasm;
        // *INDENT-ON*
}

// EOF